The aliasing Probability is theoretically analyzed for a mask ROM containing a word/bit-line fault or faults within a mat. Analysis of 1, OOO faulty mask ROM chips revealed cell faults, word-line faults, bit-line faults, delay faults and other types. For these chips, the BIST aliasing errors were experimentally examined. Six MISRs were implemented on a custom board, and aliasing errors were actually observed. The best of the six is shown to be the 16-stage, 8-input MISR with no aliasing error.
Introduction
It is difficult to generate a set of test patterns for a combinational circuit because it is an NP-complete problem [ 
Various built-in self-test (BIST) techniques have been proposed to overcome this difficulty [2].
The BIST technique has many advantages, including eliminating the need externally generate and store test vectors. Only the final signature has to be compared with a fault-free reference. In addition, the time required to test each circuit can be reduced by partitioning the circuit into smaller blocks and applying BIST to each block.
One of the drawbacks of BIST is the presence of an aliasing error [2] . This error is caused by the compacting process and is responsible for faulty test responses being perceived as fault-free ones. A considerable amount of work has gone into analyzing the aliasing probability for various compactors [31-[121. Several BIST techniques for mask read-only memory (ROM) have been proposed, such as those in [13]- [15] . In this manuscript, the aliasing probability is theoretically analyzed for a mask ROM containing a wordbit-line fault or faults within a mat. Then, faults are analyzed for 1,000 faulty chips. We experimentally observed aliasing errors for mask ROM BIST using six signature circuits implemented on a custom board. An additional fault-injection circuit on the board was used to inject one of the following stack-at faults: (1) output buffers, (2) a word-line, and (3) a bit-line.
Mask ROM Structure
An 8Mb mask ROM was used for the BIST experiments. It consists of eight 1Mb mats and has 20 address inputs, (A19 -AO), as shown in Fig. 1 . It has eight data outputs, (D7 -DO). Each X decoder decodes twelve address lines, A12 -Al, resulting in 4096 word-lines in each mat. Each Y decoder decodes eight address lines, A19 -A13 and AO, resulting in 256 bit-lines in each mat. The ROM contains the set of Kanji character fonts used for Japanese word processing. The number of zeros and ones contained in the fault-free ROM is shown in Table I . The percentage for zeros (ones) ranges from 65% to 75% (25% to 35%). It is, therefore, conjectured that the error probability, p, is not close to one for the occurrence of wordbit-line fault or faults. That is, p is 0.65 -0.75 (0.25 -0.35) for a stack-at-1 (stack-at-0) wordbit-line fault or faults.
If a stack-at fault occurs in a word-line in the ROM, erroneous responses might appear in one of the eight outputs. Since a word-line crosses 256 bit-lines, up to 256 errors can occur in 22O accesses.
If a stack-at fault occurs in a bit-line in the ROM, erroneous responses might appear in one of the eight outputs. Since a bit-line crosses 4,096 word-lines, up to 4,096 errors can occur in 220 accesses.
Signature Circuits
We selected six signature circuits as the compaction circuits used for the mask ROM BIST in this work. Sample MISRs are shown in Fig. 2 . The MISR in Fig.  2(a) is characterized by the following primitive polynomial:
It is used as a syndrome calculator for the Reed-Solomon 
The other possible compaction circuit is a double MISR [7] characterized by (x -ao)(x -a), as shown in Fig. 3(a) .
The test response is input to both MISRs simultaneously. An aliasing error occurs if both MISRs generate fault-free signatures. This double MISR is used as a syndrome calculator for the Reed-Solomon code generated by (xao)(x -a ) . The double MISR depicted in Fig. 3(b) is another possible signature circuit. It is used as a syndrome calculator for the Reed-Solomon code generated by (x -a)(x -a2). Fig. 3 . Double MISRs, characterized by (a) (x -ao)(x -a), and (b) (x -a)(x -a2), where a is a primitive element of the Galois field generated by the primitive polynomial G(x)
The last signature circuit considered in this work is a MISR with 16 stages and 8 inputs [9] . It is shown in Fig.   4 . The feedback polynomial is the following primitive polynomial: 
Aliasing Probability for WordlBit-Line Fault
Note that a wordbit-line fault or faults within a mat cause erroneous responses in one of the eight outputs. For this case, a MISR becomes a single-input linear compaction circuit. Errors can be considered to occur independently of time. We therefore analyze aliasing probability using a time-independent error model with the error probability p not close to one. If p is close to one, the aliasing probability happends to be high [8] , [12] .
Consider a wordbit-line stack-at fault M faults within a elements. This is because the above cases are special cases of Theorem 3 in [lo] .
The following theorem holds for the MISR characterized
by (x -a*). The detailed proof can be found in [17] .
Theorem 1: Consider a wordbit-line stack-at fault or faults within a mat. The test length is greater than the period of the MISR used and is not a multiple of the period.
The aliasing probability for the MISR characterized by (xa2) is approximately (Outline of Proof) The state of the MISR can be expressed in terms of element s in GF(2"). For a wormit-line fault or faults within a mat, the erroneous response is input to the j-th stage of the compaction circuit, where 0 I j I m -2-".
Then, the state transition diagram for the above MISR is
Theorem 3: Consider a word/bit-line fault or faults as shown in Fig. 5 . The state transition diagram is within a mat. The test length is greater than the period of ergodic. For the same reason, in [3] , the transition the MISR used and is not a multiple of the period. The probability matrix is doubly stochastic. QED. aliasing probability for a double MISR with m inputs characterized by (x -a)(x -aT) is (Outline of Proof) The state of the above double MISR can be expressed by a two-tuple (SO, sl), where SO and sl are elements from GF(2"). For a word/bit-line fault or faults within a mat, the erroneous response is input to the j-th stage of the compaction circuit, where 0 I j I m-1.
The fault free signatures SO and S1 are expressed as follows, where ai is a fault free test response, i-state is an Fig. 6 . The state transition is a') is. transferred to (a', a'). This means that by a 1-ergodic and the transition probability matrix is doubly r."tlon a node in the diagram is mapped to the other node stochastic. Therefore, the aliasing probability converges to in the diagram. Consider a wordbit-line fault or faults within a mat. The test length is greater than the period of the MISR used and is not a multiple of the period. For a time-independent error model, the aliasing probability for a MISR with M stages and m inputs is approximately 2-M. This is also because the above case is a special case of Theorem 3 in [ 101.
Experimental Results
We tested 1,000 faulty ROM chips. The simple microcomputer-based test system shown in Fig. 8 was used to determine what kind of fault or faults actually occurred.
The microcomputer chip compares the faulty response with the fault-free one and sends the results to the personal computer, which runs a program to analyze the data. Table I1 gives a breakdown of the types and density of faults found in the 1,000 faulty chips. The faults are classified as follows: (1) stack-at cell faults (37.6%), (2) stack-at word-line faults (3.4%), (3) stack-at bit-line faults (9.2%), (4) mixed stack-at faults (2.6%), (5) stack-at fault on address input line (0.9%), (6) stack-at decoder faults (l.l%), (7) miscellaneous stack-at faults (3.3%), (8) To detect delay fault, a lower clock frequency (1MHz) was supplied. The delay-fault chips generated a fault-free signature at lMHz clock. The access time for a fault-free chip was 200ns (5MHz). Some faulty chips generated different signatures for different BIST trials, meaning they have an unsteady fault or faults. The fault could be an open fault, but it has not yet been verified. A voltage sensitive fault means that the test response depends on the power supply voltage. This fault can be an analog fault, but has not yet been verified.
A block diagram of the BIST board is shown in Fig. 9 . It has a counter that generates 220 addresses, which are input to the ROM. The six signature circuits are implemented on the board using standard CMOS ICs. When both the MISR characterized by (x -ao) and the (x -a) MISR cause an aliasing error, the (x -ao)(x -a) MISR also causes an aliasing error. Similarly, when both the (x -a) and the (x -MISR also causes an aliasing error. The AND gate output experiment show whether the double MISRs generate the aliasing error.
MISR.9 cause an aliasing error, the (x -a)(x -a2) Fig. 9 , Block diagram of the board used for the ROM BIST There were 581 stack-at faulty chips as shown in Table  11 . These chips were BISTed by using the board. As shown in Table 111 , more than 180 aliasing errors were observed for 581 stack-at faulty chips. The initial state of each MISR is all zeros. The top number in each cell represents the experimental aliasing probability. The bottom number is the number of aliasing errors observed.
The MISR characterized by (x -ao) had 187 aliasing errors, comprising 111 cell faults, 19 word-line faults, 40 bit-line faults, 4 mixed stack-at faults, 4 decoder faults and 9 miscellaneous faults. This MISR has very poor aliasing
The (x -a ) MISR caused two aliasing errors, as did the 
(5m) (9) 
I and 3 cell faults within a mat
In addition, the aliasing error was analyzed by using the fault injection circuit. The fault injection circuit injects one of the following faults: (1) a stack-at fault or faults in the ROM output buffers, (2) a single word-line fault, and (3) a single bit-line fault.
First, consider the fault injection in the output buffers. Let i denote the number of faulty output buffers; then the number of fault locations is For each location, 2' stackIat faults can occur, and the following equation holds: 
(1) Single (x -ao) MISRs have poor aliasing performance.
The aliasing probability for single MISRs characterized by (x -a ) and (x -a2) is about the same as that for double MISRs characterized by (x -ao)(x -a). No aliasing error occurred for the MISR with 16 stages and 8 inputs.
Table V The aliasing probability for injected single stackat word-line fault.
When the input address (A19-A13 and AO), was equal to the faulty word-line address, the fault-injection circuit forced one of the D7-DO outputs to 0 or 1. The number of possible single bit-line faults is
The number of possible faulty bit-lines is thus 28, the number of possible faulty mats is eight, and the number of possible stack-at faults is 0 or 1. 
